Abstract| In this paper we examine temporal-based program interaction in order to improve layout by reducing the probability that program units will con ict in an instruction cache. In that context, we present two pro le-guided procedure reordering algorithms. Both techniques use cache line coloring to arrive at a nal program layout and target the elimination of rst generation cache con icts (i.e., con icts between caller/callee pairs). The rst algorithm builds a call graph that records local temporal interaction between procedures. We will describe how the call graph is used to guide the placement step and present methods that accelerate cache line coloring by exploring aggressive graph pruning techniques.
I. Introduction C ACHE memories are found on most microprocessors designed today. Caching the instruction stream can be very bene cial since instruction references exhibit a high degree of spatial and temporal locality. Still, cache misses will occur for one of three reasons 1]:
1. rst time reference, 2. nite cache capacity, or 3. memory address con ict. Our work here is focused on reducing memory address con icts by rearranging a program on the available memory space. Analysis of program interaction can be performed at a range of granularities, the coarsest being an individual procedure 2]. We begin by considering the procedure Call Graph Ordering (CGO) associated with a program. The CGO captures local temporal interaction by weighting its edges with the number of times one procedure follows another during program execution.
We also consider the interaction of basic blocks contained within procedures by identifying the number of cache lines touched by each basic block in our Con ict Miss Graph (CMG). We do not attempt to move basic blocks or split procedures 3] though. We weight CMG edges by measuring global temporal interaction between procedures occurring in a nite window, containing as many entries as there are cache lines. Program interaction outside this window is not of interest because of the nite cache e ect. We use these graphs as input to our coloring algorithm to produce an improved code layout for instruction caches.
To characterize the temporal behavior captured by these graphs, we extend the Inter-Reference Gap (IRG) model 4]. We de ne three new IRG-based streams that describe di erent levels of procedure-based temporal interaction. We show how we can use them to compare the temporal content between the CGO, CMG and the Temporal Relationship Graph (TRG) (as described by Gloy et al. in 5] ).
There has been a considerable amount of work done on code repositioning for improved instruction cache performance 3], 5], 6], 7], 8], 9], 10]. In the following section we discuss some of this work, as it relates to our work here.
A. Related Work
Pettis and Hansen 3] employ procedure and basic block reordering as well as procedure splitting based on frequency counts to minimize instruction cache con icts. The layout of a program is directed by traversing call graph edges in decreasing edge weight order using a closest-is-best placement strategy. Chains are formed by merging nodes, laying them out next to each other until the entire graph is processed.
A number of related techniques have been proposed, focusing on mapping loops 6], operating system code 10], traces 9], and activity sets 7] . Two other approaches discussed in 8] and 11] reorganize code based on compile-time information.
The pro le-guided algorithms described above use calling frequencies to weight a graph and guide placement 3], 6], 9], 10]. Our rst approach also uses calling frequencies but improves performance by intelligently placing procedures in the cache by coloring cache lines. The second algorithm described in this paper captures global temporal information and attempts to minimize con icts present between procedures that do not immediately follow each other during execution. It is similar in spirit with the approach described in 5], with some di erences that will be highlighted in Section V. Also, our graph coloring algorithm works at a ner level of granularity (cache line size instead of cache size 6], 11]), and can avoid con icts encountered when either forming chains with the closest-is-best heuristic 3] or dealing with subgraphs having a size larger than the cache. This paper is organized as follows. In Sections II and III we describe our graph construction algorithms. Section II describes an improved graph pruning technique. In Section IV we report simulation results. Section V reviews the IRG temporal analysis model and presents new methods for characterizing program interaction.
II. Call Graph Ordering
Program layout may involve two steps: 1) constructing a graph-based representation of the program and 2) using the graph to perform layout of the program on the available memory space. A Call Graph is a procedure graph having edges between procedures that call each other. The edges are weighted with the call/return frequency captured in the program pro le. Each procedure is mapped to a single vertex, with all call paths between any two procedures condensed into a single edge between the two vertices in the graph. Edge weights can be derived from pro ling information or estimated from the program control ow 8], 12]. In this paper we concentrate on pro le-based edge weights.
After constructing the Call Graph we lay out the program using cache line coloring. We start by dividing the cache into a set of colors, one color for each cache line. For each procedure, we count the number of cache lines needed to hold the procedure, record the cache colors used to map the procedure, and keep track of the unavailable-set of colors (i.e., the cache lines where the procedure should not be mapped to).
We de ne the popular procedure set as those procedures which are frequently visited. The popular edge set contains the frequently traversed edges. The rest of the procedures (and edges) will be called unpopular. Unpopular procedures are pruned from the graph. Pruning reduces the amount of work for placement, and allows us to focus on the procedures most likely to encounter misses. A discussion of the base pruning algorithm used can be found in 2].
Note, there is a di erence between popular procedures and procedures that consume a noticeable portion of a program's overall execution time. A time consuming procedure may be labeled unpopular because it rarely switches control ow to another procedure. If a procedure rarely switches control ow, it causes a small number of con icts misses with the rest of procedures.
The algorithm sorts the popular edges in descending edge weight order. We then traverse the sorted popular edge list, inspect the state (i.e., mapped or unmapped) of the two procedures forming the edge and map the procedures using heuristics. Figure 1 provides a pseudo code description of color mapping. A more complete description can be found in 2]. This process is repeated until all of the edges in the popular set have been processed. The unpopular procedures ll the holes left from coloring using a simple Input: graph G(P,E), P = all procedures (nodes), E = all edges; Sort E in descending order based on weight; Eliminate all E < threshold T; depth-rst traversal of the unpopular edges joining them.
The algorithm in Fig.1 assumes a direct-mapped cache organization. For associative caches our algorithm breaks up the address space into chunks, equal in size to (number of cache sets cache line size). Therefore, the number of sets represents the number of available colors in the mapping. The modi ed color mapping algorithm keeps track of the number of times each color (set) appears in the procedure's unavailable-set of colors. Mapping a procedure to a color (set) does not cause any con icts as long as the number of times that color (set) appears in the unavailableset of colors is less than the degree of associativity of the cache.
Next, we look at how to e ciently eliminate a majority of the work spent on coloring by using an aggressive graph pruning algorithm.
A. Pruning Rules For Procedure Call Graphs
Pruning a call graph is done using a xed threshold value (selected edge weight) 2] . In this section we present pruning rules that can reduce the size of the graph that is used in cache coloring. They are speci cally designed to reduce the number of rst-generation cache con icts.
We assume we are using a direct-mapped cache containing C cache lines. The program is represented as an undirected graph (P,E) where nodes i 2 P represent procedures and each edge (i; j) 2 E represents a procedure call in the program. The number of cache lines spanned by each procedure is size i . For each edge (i; j), weight i; j] is the number of times procedures i and j follow one another in the control ow (in either order).
A procedure mapping M is an assignment of each procedure i to size i] adjacent cache lines within the cache (with wraparound). The cost of a procedure mapping is the sum of all weight i; j] for all procedures i and j, such that (i; j) 2 E and i and j overlap in the cache. An optimal mapping is one that is less costly than any other mapping.
Note that the cost of a mapping depends only on the number of immediately adjacent procedures whose mappings in the cache con ict. Con icts between procedures that do not call one another are not considered. Furthermore, the cost of assigning two adjacent procedures i and j to con icting cache lines is a constant, equal to the number of con icts, even though the actual number of replaced cache lines may be smaller.
B. C Pruning Rule
Consider a cache mapping problem P. It is possible to determine in some cases that a particular node i will be able to be mapped to the cache without causing any conicts, regardless of where in the cache all adjacent nodes are eventually mapped. In this case i, and all edges connected to i, can be deleted from the graph, creating a new cache mapping problem P 0 with one less node. Figure 2 provides pseudo code for our pruning algorithm. This pruning rule is a generalization of the rules described in 13] to perform graph coloring. The graph coloring problem is to assign one of K colors to the nodes of the graph such that adjacent nodes are not assigned the same color. If a node has K ?1 neighbors it can be deleted because, regardless of how its neighbors are eventually colored, there will de nitely be at least one color left over that can be assigned to it. The deleted nodes are then colored in the reverse order of their deletion.
The remaining (non-prunable) graph is passed to our coloring algorithm. Once coloring has been performed, each pruned node must be mapped. The nodes are laid out in the opposite order of their deletion.
III. Conflict Miss Graphs
Next we consider cache misses which can occur between procedures many procedures away in the call graph, as well as on di erent call chains 14]. We capture temporal information by weighting the edges of a procedure graph with an estimation of the worst case number of con ict misses that can occur between any two procedures. We then use the graph to apply cache line coloring to place procedures in the cache address space. We call this graph a Con ict Miss Graph (CMG).
The complete algorithm is described in 14]. We summarize it here and will contrast it with the CGO in Section V using Inter-Reference Gap analysis.
A. Con ict Miss Graph Construction
The CMG is built using pro le data. We assume a worstcase scenario where procedures completely overlap in the cache address space every time they interact. Given a cache con guration we determine the size of a procedure P i in cache lines. We also compute the number of unique cache lines spanned by every basic block executed by a procedure, l i . We identify the rst time a basic block is executed, and label those references as globally unique accesses, gl i .
The CMG is an undirected procedure graph with edges being weighted according to our worst case miss model 14]. The edge weights are updated based on the contents of an N-entry We increment the CMG edge weight between P i and a live procedure P j by the minimum of: (i) the accumulated number of unique live cache lines of P j (since P i 's last occurrence) and (ii) the number of unique cache lines of P i 's current activation (excluding cold-start misses). A detailed example of updating CMG edge weights can be found in 14]. CMG edge weights are more accurate than CGO edge weights because (i) CGO edge weights do not record the number of cache lines that may con ict per call, and (ii) interaction between procedures that do not directly call each other is not captured.
IV. Experimental Results
We use trace-driven simulation to quantify the instruction cache performance of the resulting layouts. Traces are generated using ATOM 15] on a DEC 3000 AXP workstation running Digital Unix V4.0. All applications are compiled with the DEC C V5.2 and DEC C++ V5.5 compilers. The same input is used to train the algorithm and gather performance results. We simulated an 8KB, direct-mapped, instruction cache with a 32-byte line size (similar in design to the DEC Alpha 21064 and 21164 instruction caches). Our benchmark suite includes perl from SPECINT95, ex (generator of lexical analyzers), gs (ghostscript postscript viewer) and bison is a C parser generator. It also includes PC++2dep (C++ front-end written in C/C++), f2dep (Fortran front-end written in C/C++), dep2C++ (C/C++ program translating Sage internal representation to C++ code) and ixx (IDL parser written in C++). Table I presents the static and dynamic characteristics of the benchmarks. Column 2 shows the input used to both test and train our algorithms. Columns 3-5 list the total number of instructions executed, the static size of the application in kilobytes and the number of static procedures in the program. Column 6 presents the percentage of the program that contains popular procedures in the CMG while column 7 contains the percentage of procedures that were found to be popular (for CMG). The last column presents the percentage of unactivated procedures used to ll in the gaps left from the color mapping.
To prune the CMG graph, we form the popular set from those procedures that are connected by edges that contribute up to 80% of the total sum of edge weights in the CMG 14] . Notice that the pruning algorithm reduces the size of the CMG by 80-97%, and reduces the size of the executable by 77.7-94.5% of the executable. This allows us to concentrate on the important procedures in the program.
A. Simulation Results
We compare simulation results against the ordering produced by the DEC compiler (static DFS ordering of procedures) and CGO using a xed threshold value for pruning (no aggressive pruning was employed). Table II shows the instruction cache miss rates. In all cases, the same inputs were used for both training and testing. The rst column denotes the application while columns 2-4 (7-9) shows the instruction cache miss rates (number of cache misses) for DFS, CGO and CMG respectively. Columns 5 and 6 show the relative improvement of CMG over DFS and CGO respectively.
As we can see from Table II , the average instruction cache miss rate for CMG is reduced by 30% on average over the DFS ordering, and by 21% on average over the CGO ordering. CMG improves performance against both static DFS and CGO over all benchmarks except bison, ex and gs. Bison and ex already have a very low miss rate and no further improvement can be achieved. Gs has a large number of popular procedures that can not be mapped in the cache with signi cant reduction of the miss rate.
Next, we apply the pruning C pruning rule to CGO for four benchmarks, bison, ex, gs, and perl. We have also tried to apply this approach to CMG, but found we were unable to signi cantly reduce the size of the graph. As shown in Tables III and IV, the pruning rule deletes all  125 nodes from bison and completely eliminates all rstgeneration con ict misses. Similarly, most of the nodes are pruned from the other benchmarks, accompanied by a signi cant drop in the number of rst-generation con ict misses. However, this drop is most of the times followed by an increase in the total number of misses. By deleting nodes and edges that do not contribute to rst-generation con ict misses, the coloring algorithm is deprived of information that can be used to prevent higher order misses. In the case of the bison benchmark, the nodes are inserted into the mapping with complete disregard for higher order con icts.
These results suggest that node pruning rules such as C can be useful as part of a cache con ict reduction strategy, but only when paired with other techniques that prevent higher order cache con icts from canceling out the bene ts of reducing rst-order con icts.
B. Input training sensitivity
Since our procedure reordering algorithm is pro ledriven, we tried di erent training and test input les as shown in Table V . Column 2 (3) has the training (test) input while column 4 shows the size of the traces in millions of instructions for the test and the training inputs (the last one in parentheses). The last three columns present the miss ratios for each of the algorithms simulated.
As we can see from Table V, although the performance of both the CGO and the CMG approach drops compared to the simulations using the same inputs, the relative advantage of CMG against CGO and static DFS still remains. In fact the performance gain is of the same order for all benchmarks, i.e. CGO and CMG achieve similar performance for bison and gs, while CMG improves signi cantly the miss ratio of ixx. 
A. Procedure-based IRG
In 4], Phalke and Gopinath de ne the IRG for an address as the number of memory references between successive references to that address. An IRG stream for an address in a trace is the sequence of successive IRG values for that address and can be used to characterize its temporal locality. Similarly, we can measure the temporal locality of larger program granules such as basic blocks, cache lines or procedures. The accuracy of the newly generated IRG stream depends on the interval granularity. In this work we set the program unit under study to be a procedure while we vary the interval de nition. The original IRG model exploits the temporal locality of a single procedure, but not the temporal interaction between procedures. Therefore, we rede ne the IRG value for a procedure pair A; B as the number of unique activated procedures between invocations of A and B. We will refer to this value as the Inter-Reference Procedure Gap (IRPG).
The CGO edge weights record part of the IRPG stream since they capture the IRPG values of length 1.
In the TRG every node represents a procedure and ev- (3, 4) means that the popular edge under consideration was found 3rd in CGO and 4th in CMG ordering. Points on the straight line correspond to edges with the same relative position in both edge lists. Points lying above (below) the straight line indicate edges with a higher priority in the CGO (CMG) edge list. Notice that very few edges fall below the straight line due to the arti cially in ated edge index in the CMG edge list (which is much larger than the CGO one) and the di erent pruning algorithms used. Although a lot of highly weighted edges maintained their relative positions, the signi cant performance improvement for CMG came from edges that were promoted higher in the edge list ordering. Table VII shows the intersection between the CMG and CGO popular procedure and edge sets. Columns 2-4 (5-7) list the CGO and CMG popular procedure (edge) sets along with their intersection. The numbers shown in Table  VII are sensitive to the pruning algorithm, but they are compared to better illustrate the di erences between the CMG and CGO approach. Although one procedure set is always the superset of the other, the CMG edge list is always larger than the CGO edge list.
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VII. Conclusions
The performance of cache-based memory systems is critical in today's processors. Research has shown that compiler optimizations can signi cantly reduce memory latency, and every opportunity should be taken by the compiler to do so.
In this paper we presented two pro le-guided algorithms for procedure reordering which take into consideration not only the procedure size but the cache organization as well. While CGO attempts to minimize rst-generation con icts, CMG targets higher generation misses. Both approaches use pruned graph models to guide procedure placement via cache line coloring. The CMG algorithm improved instruction cache miss rates on average by 30% over a static depth rst search of procedures, and by 21% over CGO.
